Field-Effect Transistor Based on Si with $LaAlO_{3-\delta}$ as the Source and Drain *

YANG Fang(杨芳), JIN Kui-Juan(金奎娟), LU Hui-Bin(吕惠宾)**, HE Meng(何萌), YANG Guo-Zhen(杨国桢)

Beijing National Laboratory for Condensed Matter Physics, Institute of Physics, Chinese Academy of Sciences,

Beijing 100190

(Received 8 February 2009)

N-type LaAlO_{3- δ} thin films are epitaxially grown on p-type Si substrates. An enhancement mode field-effect transistor is constructed with oxygen deficient LaAlO_{3- δ} as the source and drain, p-type Si as the semiconducting channel, and SiO₂ as the gate insulator, respectively. The typical current-voltage behavior with field-effect transistor characteristic is observed. The ON/OFF ratio reaches 14 at a gate voltage of 10 V, the field-effect mobility is $10 \text{ cm}^2/\text{V}$ ·s at a gate voltage of 2 V, and the transconductance is $5 \times 10^{-6} \text{ A/V}$ at a drain-source voltage of 0.8 V at room temperature. The present field-effect transistor device demonstrates the possibility of realizing the integration of multifunctional perovskite oxides and the conventional Si semiconductor.

PACS: 73.40.Lq, 73.40.Qv

Heterostructures consisting of perovskite oxide materials exhibit the richness of functional properties, such as ferroelectricity, colossal magnetoresistance, optical properties and others, due to the intrinsic properties of perovskite oxides and the interface effects.^[1-9] There is a considerable effort to epitaxially grow perovskite oxide films on Si substrates because this can link up the functional properties of perovskite oxide and the conventional Si semiconductor.^[10-14] We have epitaxially grown SrTiO₃,^[15] BaTiO₃,^[16] $La_{0.7}Sr_{0.3}MnO_3$,^[17] and $LaAlO_3$ ^[18] films on Si substrates and observed the photoelectric characteristics and the hysteresis current-voltage characteristics. However, it is still a big challenge to fabricate real functional devices based on perovskite oxide and a Si semiconductor. It is known that electronics technology depends on the availability of satisfactory amplifiers. Since the simplest and possibly the most direct way would be a device in which the conductance of a channel is modified through an electrostatic field, the field-effect transistor (FET) came into being. It has been widely used as a primary element in integrated circuits and electronic devices. The general principle of FET is modifying the current flow in a conductor by means of an electrostatic field. Furthermore, applying the FET principle to perovskite materials provides attractive prospects, and investigations on such a device can be very helpful for understanding the electronic states of heterointerfaces.^[19,20] So far as we know, only very limited FETs based on perovskite oxides have been reported^[20-23] and no FET based on Si with perovskite oxides as source and drain has been reported. In this study, an enhancement mode FET is fabricated with n-type $LaAlO_{3-\delta}$ (LAO) as the source and drain, p-type Si as the semiconducting channel, and SiO_2 as the gate insulator (LAO-Si FET). The typical current-voltage behavior with FET character-

istic is observed in the LAO-Si FET.

In order to fabricate the LAO-Si FET, we epitaxially grew LAO thin films on p-type Si substrates by the laser molecular beam epitaxy technique. A p-type Si (100) wafer was dipped into HF (4%) solution for 40s after wet-chemical cleaning, so as to remove the native oxide and to form a hydrogenterminated surface. Then the treated substrate was immediately delivered into the epitaxial chamber. An LAO layer with a thickness of 100 nm was epitaxially grown on the p-type Si (100) substrate with resistivity of $12.95 \,\Omega \cdot \mathrm{cm}$ under the oxygen pressure of $2 \times 10^{-4} \,\mathrm{Pa}$. The growth process of the LAO thin film was monitored by *in-situ* reflection high energy electron diffraction (RHEED), and the crystalline structure of LAO film was tested by x-ray diffraction (XRD). The measurements of RHEED and XRD show that the LAO film was single phased and epitaxially grown on the Si substrate. The Hall coefficient measurement confirmed that the LAO film is electron conductive and the resistivity is $1.3 \times 10^{-2} \,\Omega \cdot \mathrm{cm}$ at room temperature.



Fig. 1. Schematic diagram of LAO-Si FET structure.

Figure 1 shows a schematic diagram of LAO-Si FET. First, the LAO layer on the Si substrate was notched to form a groove so that the LAO film was divided into two regions as the source and drain. Then,

^{*}Supported by the National Natural Science Foundation of China under Grant No 50672120.

^{**}To whom correspondence should be addressed. Email: hblu@aphy.iphy.ac.cn

^{© 2009} Chinese Physical Society and IOP Publishing Ltd

a 300 nm amorphous SiO_2 layer was grown on the sample by plasma enhanced chemical vapor deposition (PECVD) as the gate insulator, and the electrode contact between the source and drain was formed by etching the SiO₂ onto the LAO layer. Finally, indium electrodes were painted on the source, drain and the top of the gate insulator SiO₂, respectively, to form an n-channel enhancement mode n-p-n FET. A typical size for the LAO-Si FET device is $1 \text{ mm} \times 2 \text{ mm}$. The channel length L of the device was about 20 µm and the width W was 1 mm.



Fig. 2. Drain-source $I_{\rm DS} - V_{\rm DS}$ curves of LAO-Si FET under various gate voltages $V_{\rm GS}$.

A well-behaved output characteristic was observed from the LAO-Si FET. Figure 2 shows the drainsource current-voltage $(I_{\rm DS} - V_{\rm DS})$ curves under various gate voltages $V_{\rm GS}$ measured at room temperature. Although there is a small leakage current when $V_{\rm GS} = 0 \,\rm V$, the drain-source current $I_{\rm DS}$ is enhanced under the positive gate voltages $V_{\rm GS}$, and there is almost no current flowing from source to drain at negative $V_{\rm GS}$. This phenomenon is a typical n-channel enhancement-mode FET behavior. It can be seen from Fig. 2 that, at small $V_{\rm DS}$, the $I_{\rm DS} - V_{\rm DS}$ curves are linear, with a slope proportional to $V_{\rm GS}$. When $V_{\rm DS}$ increases and respectively approaches $0.3\,{
m V}$ at $V_{\rm GS} = 2 \,\mathrm{V}, \, 0.4 \,\mathrm{V} \text{ at } V_{\rm GS} = 4 \,\mathrm{V}, \, 0.5 \,\mathrm{V} \text{ at } V_{\rm GS} = 6 \,\mathrm{V},$ 0.6 V at $V_{\text{GS}} = 8 \text{ V}$, and 0.7 V at $V_{\text{GS}} = 10 \text{ V}$, a distinct saturation of $I_{\rm DS}$ (pinch-off) can be observed.

Similar to the conventional Si semiconductor FETs, the enhancement of $I_{\rm DS}$ is due to the accumulation of negative carriers at the interface between the SiO₂ insulator and the Si substrate under the positive gate voltages $V_{\rm GS}$, as shown in Fig. 3(a). The saturation of I_{DS} indicates that, at higher $V_{\rm DS}$, the density of carriers induced near the drain electrode gets depleted to zero. Although the undepleted length of the channel filled with free carriers becomes shorter, its resistance does not change because of the contingent lower carrier density. The carriers in the depleted region of the channel are all swept into the drain by

the longitudinal drain-source electric field. Therefore, the $I_{\rm DS} - V_{\rm DS}$ curves become those of saturation. As shown in Fig. 3(b), the channel was depleted and the channel resistance was so large that the source and the drain were isolated when $V_{\rm GS} < 0$. In this case, we believe that the main reason to bring the leakage current for the LAO-Si FET is the presence of some impurities introduced into the films during the complex device fabrication process.



Fig. 3. (a) Schematic diagram of the formation of n-type conducting channel under positive gate voltages $V_{\rm GS}$. (b) Schematic diagram of the formation of the interface depletion layer under negative gate voltages $V_{\rm GS}$.



Fig. 4. Transfer characteristic of LAO-Si FET at $V_{\rm DS}=0.8\,{\rm V}.$

The transfer characteristic of the device at $V_{\rm DS} = 0.8 \,\mathrm{V}$ is plotted in Fig. 4. $I_{\rm DS}$ increases almost linearly with $V_{\rm DS}$. The transconductance g is defined as

$$g = \frac{\partial I_{\rm DS}}{\partial V_{\rm GS}}\Big|_{V_{\rm DS}},\tag{1}$$

we can obtain $g = 5 \times 10^{-6} \text{ A/V}$ at $V_{\text{DS}} = 0.8 \text{ V}$. It can be expected that g can be further improved by optimizing the fabrication process and increasing the carrier mobility μ of the channel.

The ratio of $I_{\rm DS}$ at a given $V_{\rm GS}$ to that for zero gate bias is defined as the ON/OFF ratio. From Fig. 2,

we can obtain the ON/OFF ratios of 7.5 and 14 with $V_{\rm GS} = 6$ V and 10 V, respectively, at $V_{\rm DS} = 0.8$ V.

As for conventional FET, when the drain-source current $I_{\rm DS}$ in the channel is saturated, i.e., the channel region is in the pinch-off state, the field-effect mobility $\mu_{\rm sat}$ can be expressed as

$$\mu_{\rm sat} = \left(\frac{\partial \sqrt{I_{\rm DS}}}{\partial V_{\rm GS}}\right)^2 \frac{2L}{C_i W},\tag{2}$$

where C_i is the capacitance per unit area of the SiO₂ gate insulator measured to be $0.8 \,\mathrm{nF/cm^2}$ in the present device.

The carrier saturation mobility $\mu_{\rm sat}$ can be obtained from Fig. 4 by using Eq. (2). We can find that the mobility $\mu_{\rm sat}$ decreases with increasing $V_{\rm GS}$. The saturation mobility $\mu_{\rm sat}$ is $10 \,{\rm cm}^2/{\rm V} \cdot {\rm s}$ at $V_{\rm GS} = 2 \,{\rm V}$, $8 \,{\rm cm}^2/{\rm V} \cdot {\rm s}$ at $V_{\rm GS} = 4 \,{\rm V}$, and to $6 \,{\rm cm}^2/{\rm V} \cdot {\rm s}$ at $V_{\rm GS} =$ $6 \,{\rm V}$, respectively. Though the mobility $\mu_{\rm sat}$ of LAO-Si FET presented here is lower than those of the conventional Si FETs, it is higher than those of FETs based on all perovskite oxides.^[21-23]

In summary, an enhancement mode FET based on Si with LAO as the source and drain has been fabricated successfully and a well-behaved transistor characteristic has been observed. The present LAO-Si FET links up the perovskite oxide and the conventional Si semiconductor and demonstrates the possibility of realizing the integration of multifunctional perovskite oxides and the conventional Si semiconductor. Further investigations, such as replacing LAO by a functional perovskite oxide, and improving the fabrication process to enhance the carrier mobility, are being planned.

References

- Brinkman A, Huijben M, Vanzalk M, Huijben J, Zeitler U, Maan J C, Vanderwiel W G, Rijnders G, Blank D H A and Hilgenkamp H 2007 Nature Mater. 6 493
- [2] Ahn C H, Rabe K M and Triscone J M 2004 Science 303 488
- $[3]\,$ Ohtomo A and Hwang H Y 2004 Nature ${\bf 427}$ 423
- [4] Wang J, Neaton J B, Zheng H, Nagarajan V, Ogale S B,

Liu B, Viehland D, Vaithyanathan V, Schlom D G, Waghmare U V, Spaldin N A, Rabe K M, Wuttig M and Ramesh R 2003 *Science* **299** 1719

- [5] Mitra C, Raychaudhuri P, Dorr K, Müller K H, Schultz L, Oppeneer P M and Wirth S 2002 Phys. Rev. Lett. 90 017202
- [6] Lu H B, Yang G Z, Chen Z H, Dai S Y, Zhou Y L, Jin K J, Cheng B L, He M, Liu L F, Guo H Z, Fei Y Y, Xiang W F and Yan L 2004 Appl. Phys. Lett. 84 5007
- [7] Jin K J, Lu H B, Zhou Q L, Zhao K, Cheng B L, Chen Z H, Zhou Y L and Yang G Z 2005 Phys. Rev. B 71 184428
- [8] Lu H B, Dai S Y, Chen Z H, Yang G Z, Zhou Y L, He M, Liu L F, Guo H Z, Fei Y Y and Xiang W F 2005 Appl. Phys. Lett. 86 032502
- [9] Jin K J, Zhao K, Lu H B, Liao L and Yang G Z 2007 Appl. Phys. Lett. 91 081906
- [10] Mckee R A, Walker F J and Chisholm M F 2001 Science 293 468
- [11] Lee H N, Hesse D, Zakharov N and Gösele U 2002 Scence 296 2006
- [12] Eisenbeiser K, Finder J M, Yu Z, Ramdani J, Curless J A, Hallmark J A, Droopad R, Ooms W J, Salem L, Bradshaw S and Overgaard C D 2000 Appl. Phys. Lett. 76 1324
- [13] Hao J H, Gao J, Wang Z and Yu D P 2005 Appl. Phys. Lett. 87 131908
- [14] Hunter D, Lord K, Williams T M, Zhang K, Pradhan A K, Sahu D R and Huang J L 2006 Appl. Phys. Lett. 89 092102
- [15] Zhao K, Huang Y H, Zhou Q L, Jin K J, Lu H B, He M, Cheng B L, Zhou Y L, Chen Z H and Yang G Z 2005 Appl. Phys. Lett. 86 221917
- [16] Liu G Z, Jin K J, Qiu J, He M, Lu H B, Xing J, Zhou Y L and Yang G Z 2007 Appl. Phys. Lett. 91 252110
- [17] Lu H B, Jin K J, Huang Y H, He M, Zhao K, Cheng B L, Chen Z H, Zhou Y L, Dai S Y and Yang G Z 2005 Appl. Phys. Lett. 86 241915
- [18] Xiang W F, Lu H B, Chen Z H, Lu X B, He M, Tian H, Zhou Y L, Li C R and Ma X L 2004 J. Crystal Growth 271 165
- [19] Ahn C H, Bhattacharya A, Ventra M D, Eckstein J N, Frisbie C D, Gershenson M E, Goldman A M, Inoue I H, Mannhart J, Millis A J, Morpurgo A F, Natelson D and Triscone J M 2006 *Rev. Mod. Phys.* **78** 1185
- [20] Shibuya K, Ohnishi T, Uozumi T, Sato T, Lippmaa M, Kawasaki M, Nakajima K, Chikyow T and Koinuma H 2006 Appl. Phys. Lett. 88 212116
- [21] Pan F, Olaya D, Price J C and Rogers C T 2004 Appl. Phys. Lett. 84 1573
- [22] Ueno K, Inoue I H, Yamada T, Akoh H, Tokura Y and Takagi H 2004 Appl. Phys. Lett. 84 3726
- [23] Ueno K, Inoue I H, Akoh H, Kawasaki M, Tokura Y and Takagi H 2003 Appl. Phys. Lett. 83 1755