

SPECIAL TOPIC

# A synaptic transistor with $\text{NdNiO}_3^*$

To cite this article: Xiang Wang *et al* 2020 *Chinese Phys. B* **29** 098101

View the [article online](#) for updates and enhancements.

A synaptic transistor with NdNiO<sub>3</sub>\*

Xiang Wang(汪翔)<sup>1,2</sup>, Chen Ge(葛琛)<sup>1,2,†</sup>, Ge Li(李格)<sup>1</sup>, Er-Jia Guo(郭尔佳)<sup>1</sup>, Meng He(何萌)<sup>1</sup>,  
Can Wang(王灿)<sup>1,2,3</sup>, Guo-Zhen Yang(杨国桢)<sup>1</sup>, and Kui-Juan Jin(金奎娟)<sup>1,2,3,‡</sup>

<sup>1</sup>Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China

<sup>2</sup>University of Chinese Academy of Sciences, Beijing 100049, China

<sup>3</sup>Songshan Lake Materials Laboratory, Dongguan 523808, China

(Received 9 May 2020; revised manuscript received 21 June 2020; accepted manuscript online 15 July 2020)

Recently, neuromorphic devices for artificial intelligence applications have attracted much attention. In this work, a three-terminal electrolyte-gated synaptic transistor based on NdNiO<sub>3</sub> epitaxial films, a typical correlated electron material, is presented. The voltage-controlled metal-insulator transition was achieved by inserting and extracting H<sup>+</sup> ions in the NdNiO<sub>3</sub> channel through electrolyte gating. The non-volatile conductance change reached 10<sup>4</sup> under a 2 V gate voltage. By manipulating the amount of inserted protons, the three-terminal NdNiO<sub>3</sub> artificial synapse imitated important synaptic functions, such as synaptic plasticity and spike-timing-dependent plasticity. These results show that the correlated material NdNiO<sub>3</sub> has great potential for applications in neuromorphic devices.

**Keywords:** synaptic transistor, electrolyte gating, artificial synapse, NdNiO<sub>3</sub>, pulsed laser deposition

**PACS:** 81.15.Fg, 84.35.+i, 85.30.Tv, 87.19.L-

**DOI:** 10.1088/1674-1056/aba60c

## 1. Introduction

Modern computers are based on the von Neumann architecture, where the computing speed has a great advantage over that of the human brain.<sup>[1]</sup> However, the human brain is more powerful than any computer in fuzzy processing, pattern recognition, and other fields.<sup>[2]</sup> Because of the synapse connections of the brain's neural network, human brains can process information on a large scale in a parallelized and non-linear manner.<sup>[3]</sup> The understanding of the brain's learning and memory functions can be realized by studying the dynamic changes of the strength of the biological synaptic connection.<sup>[4]</sup> The research of brain-like devices and computers has always been a research hotspot,<sup>[5–10]</sup> and designing hardware with a behavior similar to the synapses in human brains is very important to realize brain-like computing. Using traditional CMOS technology, dozens of transistors are required to simulate synapses. This requires a large area on a chip and consumes a large amount of power, which hinders further development.<sup>[11]</sup>

Recently, emerging two-terminal devices such as resistive random access memory (ReRAM),<sup>[12,13]</sup> magneto-resistive random access memory (MRAM),<sup>[14,15]</sup> phase-change memory devices (PCM),<sup>[16,17]</sup> and ferroelectric tunnel junctions<sup>[18]</sup> have been demonstrated to emulate artificial synapses. A variety of tunable non-volatile resistance states in these devices are required to store the synaptic weight for emulating

the synaptic plasticity. Three-terminal devices such as electrolyte-gated transistors<sup>[19]</sup> and ferroelectric field effect transistor (FeFET)<sup>[20]</sup> have also been proposed. Compared to two-terminal devices, three-terminal devices utilize an additional gate terminal to decouple the write/read operations. Three-terminal devices seem to realize the functions of biological neural devices with lower energy consumption and higher linearity.

For electrolyte-gated transistors, the gate electrode can be regarded as the pre-synaptic neuron, the channel between source and drain can be regarded as the post-synaptic neuron, and the conductance of the channel is equivalent to the weight of the synapse. When a gate voltage is applied, a huge electric field is generated at the interface through the formation of a double electric layer inside an ionic liquid,<sup>[21]</sup> which leads to the extraction and insertion of functional ions. This in turn leads to a change of the channel conductance, which simulates synaptic plasticity. IGZO,<sup>[22,23,27]</sup> SrFeO<sub>2.5</sub>,<sup>[24]</sup> SrCoO<sub>2.5</sub>,<sup>[25]</sup> VO<sub>2</sub>,<sup>[26]</sup> WO<sub>3</sub>,<sup>[19]</sup> etc. have been utilized to realize the operation of the synaptic transistor through electrolyte gating.

The rare-earth nickelate NdNiO<sub>3</sub> is a metal at room temperature, and exhibits metal-insulator transition at about 110 K.<sup>[28,29]</sup> The Hall result of the metal phase of NdNiO<sub>3</sub> is consistent with p-type carriers.<sup>[30]</sup> There is a hysteresis loop in the temperature-dependent resistance curve when cooling and heating, and its metal-insulator transition can

\*Project supported by the National Key R&D Program of China (Grant Nos. 2017YFA0303604 and 2019YFA0308500), the National Natural Science Foundation of China (Grant Nos. 11674385, 11404380, 11721404, and 11874412), the Youth Innovation Promotion Association of Chinese Academy of Sciences (Grant No. 2018008), and the Key Research Program of Frontier Sciences, Chinese Academy of Sciences (Grant No. QYZDJSSW-SLH020).

†Corresponding author. E-mail: [gechen@iphy.ac.cn](mailto:gechen@iphy.ac.cn)

‡Corresponding author. E-mail: [kjjin@iphy.ac.cn](mailto:kjjin@iphy.ac.cn)

be modulated through electrolyte gating.<sup>[30]</sup> Recently, several works have reported the conductance change of NdNiO<sub>3</sub> film through inserting protons, implying its potential application in synaptic transistors.<sup>[31,32]</sup> The recent work presented the direct evidence of the existence of HNdNiO<sub>3</sub> under positive electrolyte gating through SIMS measurements.<sup>[31]</sup> In the present work, we report on an artificial synapse based on NdNiO<sub>3</sub> films. By employing the ionic liquid N, Ndiethyl-N-(2-methoxyethyl)-N-methylammoniumbis-(trifluoromethylsulphonyl)-imide (DEME-TFSI) as the gating medium, a three-terminal synaptic device with NdNiO<sub>3</sub> is implemented, and several important synaptic functions are realized. Our results indicate that these related materials have potential applications in brain-like devices.

## 2. Experimental detail


NdNiO<sub>3</sub> thin films were fabricated on a  $\langle 001 \rangle$ -orientated LaAlO<sub>3</sub> substrate using pulsed laser deposition. The deposition temperature was 650 °C, and the deposition oxygen pressure was 25 Pa. NdNiO<sub>3</sub> thin films with four different thicknesses 7 u.c., 11 u.c., 13 u.c., and 16 u.c. were deposited. The transport property was measured using a Physical Property Measurement System (PPMS). Then, we fabricated an electrolyte gated transistor via the standard micro-fabrication process. We utilized the ionic liquid DEME-TFSI due to its strong regulation ability. All electrical measurements were performed in a probe station connected with a Keithley 4200-SCS semiconductor parameter analyzer.

## 3. Results and discussion


The atomic structure schematic of NdNiO<sub>3</sub>/LaAlO<sub>3</sub> is shown in Fig. 1(a). The measured  $R$ - $T$  curves of the NdNiO<sub>3</sub>

thin films at the four different thicknesses are shown in Fig. 1(b). As the film thickness increases, the hysteresis loop becomes more obvious, and the phase transition point gradually decreases. The larger the switch ratio, the wider the loop, and the more suitable the film is for this device. Because the  $R$ - $T$  curve of the NdNiO<sub>3</sub> film of 16 u.c. has the most typical metal-insulator phase transition characteristics, and has the largest high and low temperature switch ratio, it is expected to obtain the best switch ratio in the regulation of ionic liquid. Thus, we chose the 16 u.c. thick film to fabricate the transistor. The device schematic is shown in Fig. 1(c). The channel size was 210  $\mu\text{m} \times 50 \mu\text{m}$ . The ionic liquid was dropped between the side gate electrode and the channel.

Figure 1(d) shows the transfer curve of the device. The sweeping rate was 2.5 mV/s, and the voltage between source and drain  $V_D$  was 0.4 V. The transfer curve shows a clear loop. The gate leakage current  $I_G$  is about 2–6 orders of magnitude smaller than the source-drain current  $I_D$ , indicating a negligible effect on the device performance. The transfer curve shows a clockwise hysteresis loop. The channel can be reversibly switched between the low and high conductance states through electrolyte gating. The channel conductance decreases as  $V_G > 0$ , while the channel conductance increases when  $V_G < 0$ . The transfer curve is consistent with the occurrence of the phase transition of NdNiO<sub>3</sub> films. When we apply a positive  $V_G$ , the hydrogen ions are injected into the channel film and the conductive NdNiO<sub>3</sub> becomes insulating HNdNiO<sub>3</sub>.<sup>[31]</sup> Under negative gate bias, TFSI<sup>-</sup> ions accumulate near the interface between the channel and electrolyte. Thus, the induced EDL could pull protons out of the channel. Then, the HNdNiO<sub>3</sub> phase is transformed to the pristine NdNiO<sub>3</sub> phase.



**Fig. 1.** The structure and property of electrolyte gated NdNiO<sub>3</sub> transistor. (a) The crystal structure of NdNiO<sub>3</sub> film grown on LaAlO<sub>3</sub> substrate. (b) The  $R$ - $T$  measurements for different thickness NdNiO<sub>3</sub> films on LaAlO<sub>3</sub> substrates. (c) Schematic diagram of the electrolyte-gated transistor. (d) The transfer curve. The source-drain current  $I_D$  and the gate current  $I_G$  are shown as a function of the gate voltage. Arrows indicate the gate bias sweeping direction.



**Fig. 2.** The dependence of the channel current on the gate spikes. (a) The same spike time (0.4 s) with different spike voltages. (b) The source-drain current  $I_D$  of (a) intercepted from 40 s is shown as a function of gate voltage. (c) The same spike voltage (+1.4 V) with different spike time. (d) The source-drain current  $I_D$  of (c) intercepted from 40 s is shown as a function of spike time. Here, the  $V_D$  was 5 mV.


The formation of long-term memory in the human brain is based on the long-term associations between neurons. In order to simulate synaptic behavior, the devices must have the ability to emulate essential synaptic functions. The long-term test results of the device are shown in Fig. 2, with a source-drain voltage  $V_D$  of 5 mV. Figure 2(a) shows the results of different gate bias voltages with a constant pulse time of 0.4 s. It can be seen that the larger the gate voltage is, the more the current drops. Figure 2(b) shows the channel current  $I_D$  of Fig. 2(a) intercepted at 40 s. Figure 2(c) shows the result of different durations with the same pulse voltage 1.4 V. The longer the pulse time is, the more the current in the channel will decrease. Figure 2(d) shows the channel current  $I_D$  of Fig. 2(c) at 40 s. The device maintains a lower channel current under pulses of higher gate voltage, which shows that it has good long-term characteristics. Nowadays, artificial intelligence algorithms utilizing synaptic devices generally require the latter to have multi-level states. To demonstrate the multi-level states required for synaptic functions, the proposed electrolyte-gated NdNiO<sub>3</sub> transistor was operated by sending a series of voltage trains to the gate electrode. The result is shown in Fig. 3(a), where the positive gate voltage was 1.8 V, and the negative gate voltage was  $-1.6$  V. For both positive and negative biasings, the pulse time was 200 ms and the interval was 50 ms. Here, the channel conduction was measured with  $V_D = 5$  mV. The voltage trains consisted of “write” operations, where a series of pulses was sent to the gate. During the voltage trains, “read” operations were always performed. When we applied 5 pulses of 1.8 V, the conductance of the NdNiO<sub>3</sub> channel decreased from about 10  $\mu$ S to 9  $\mu$ S. Then, we applied 10, 15, and 20 spikes, causing a step reduction of the channel conductance to 7  $\mu$ S. In each positive write oper-

ation, the channel conductance decreases due to the insertion of hydrogen ions into the NdNiO<sub>3</sub> channel causing a phase transition from conducting NdNiO<sub>3</sub> to insulating HNdNiO<sub>3</sub>. More pulses cause larger channel modulation. Thus, we applied 20 pulses of  $-1.6$  V, and the conductance of the NdNiO<sub>3</sub> channel increased from about 7  $\mu$ S to about 8  $\mu$ S. The channel conductance remained constant when  $V_G = 0$ , indicating that there is no chemical reaction at zero bias. Thus, after 15, 10, and 5 negative pulses, the channel conductance increased gradually. The channel conductance remained constant after each negative write operation, implying intrinsic non-volatile behavior. This shows that the electrolyte-gated NdNiO<sub>3</sub> transistor with  $V_G$ -controlled multi-level conduction states is suitable for synaptic devices.


Synaptic plasticity, that is, the ability to change the excitability of synapses through stimulation, is also an important basic characteristic. Long-term plasticity is mainly the long-term learning capability and memory that exists in biological synapses, and consists of long-term potentiation (LTP) and long-term depression (LTD), which are respectively considered as the continuous increase and decrease of a synaptic weight. These properties can be realized by applying a series of continuous gate pulses to adjust the conductivity of the device. In biology, LTP is widely considered as the basis of learning and memory in biological systems. Figure 3(b) shows our device’s relationship between LTP and the number of pulses, where the pulse amplitude and width were  $-1.4$  V and 0.2 s, respectively. Under the negative gate voltage, the insulating HNdNiO<sub>3</sub> changes to a conductive NdNiO<sub>3</sub> phase. This behavior can emulate LTP in biological synapses effectively. In contrast, LTD is used to selectively weaken synaptic connections. An electrochemical reaction occurs when a pos-

itive synaptic spike is applied to the gate. In order to prove that the device has characteristics similar to biological nervous systems, we applied 50 continuous pulses to the synaptic transistor, with a voltage of +1.2 V, a pulse width of 0.2 s, and an interval of 0.6 s (Fig. 3(b)). The gate tends to inject hydrogen ions into the NdNiO<sub>3</sub> channel, leading to a transition

from metallic NdNiO<sub>3</sub> to insulating HNdNiO<sub>3</sub>. As a result, the continuous gate spike reduces the excitatory postsynaptic current (EPSC). The increase and decrease of synaptic weight can be continuously simulated through applying continuous negative and positive spikes with good reproducibility and non-volatility.



**Fig. 3.** The conductance modulation of NdNiO<sub>3</sub> transistor. (a) The channel conductance changes with pulse groups. Firstly, the positive gate voltage +1.8 V with pulse width 200 ms was applied, and the pulse number is 5, 10, 15, 20, respectively. Then, the negative gate voltage -1.6 V sequence was applied, and the pulse number is 20, 15, 10, 5, respectively. All the pulse groups were spaced about 180 s. (b) Repeatability of long-term synaptic potentiation and depression.



**Fig. 4.** STDP characteristics of NdNiO<sub>3</sub> transistor device. The applied pre- and post-spikes for the (a) asymmetric and (b) symmetric STDP functions. (c) Asymmetric and (d) symmetric STDP implemented in the NdNiO<sub>3</sub> electrolyte-gated synaptic transistors.

Among the Hebbian learning rules in simulating synaptic function, spike-timing-dependent plasticity (STDP) is considered as an important rule.<sup>[33]</sup> The regulation of synaptic weight is largely dependent on the difference  $\Delta t$  between the pre- and post-synaptic neurons, which helps to control the weight of the synapses accurately. By controlling the channel conductance in electrolyte-gated NdNiO<sub>3</sub> synaptic transistors, we have successfully realized the STDP function. To simulate this function, the output multiplexer was connected to the gate of the transistor to convert the voltage spike before and after the neuron. Figure 4(a) shows the test configuration of the circuit. The

percentage change in the channel conductance in an NdNiO<sub>3</sub> transistor with a series of  $\Delta t$  from -8 s to 8 s suggests a typical asymmetric STDP function. For asymmetric STDP, LTP will occur if the pre-neuron spike arrives before the post-neuron spike ( $\Delta t > 0$ ); conversely, LTD will occur if the pre-neuron spike arrives after the post-neuron spike ( $\Delta t < 0$ ). The obtained asymmetric STDP curve can be approximated using an exponential decay function, which fully simulates the behavior of biological synaptic systems. Our experimental results show that the NdNiO<sub>3</sub> channel can indeed emulate such a behavior (Fig. 4(c)). Similarly, the STDP function can also

be achieved by selecting an appropriate source spike shape (Fig. 4(b)), which is called symmetric STDP, and the corresponding test results are shown in Fig. 4(d). For symmetric STDP, the change of the channel conductance only depends on the absolute value of  $\Delta t$ .

## 4. Conclusions

In summary, we utilized an NdNiO<sub>3</sub> thin film to simulate the function of biological synapse through electrolyte gating. Switching between memory states was achieved through the switching between the metallic state of NdNiO<sub>3</sub> and the insulating state of HNdNiO<sub>3</sub>. The transfer curve demonstrated a change of approximately three orders of magnitude. The STDP experiment also demonstrated a performance completely consistent with that of biological synapses. The gating controlled phase transformation in nickelates is very stable, which could be helpful for designing artificial synapses for neuromorphic computing.

## References

- [1] Godfrey M D and Hendry D F 1964 *IEEE Annals of the History of Computing*. **15** 11
- [2] Calimera A, Macii E and Poncino M 2013 *Funct. Neurol.* **28** 191
- [3] Gerstner W, Sprekeler H and Deco G 2012 *Science* **338** 60
- [4] Abbott L F and Nelson S B 2000 *Nat. Neurosci.* **3** 1178
- [5] Nakano M, Shibuya K, Okuyama D, Hatano T, Ono S, Kawasaki M, Iwasa Y and Tokura Y 2012 *Nature* **487** 459
- [6] Jeong J, Aetukuri N, Graf T, Schladt T D, Samant M G and Parkin S S P 2013 *Science* **339** 1402
- [7] van de Burgt Y, Lubberman E, Fuller E J, Keene S T, Faria G C, Agarwal S, Marinella M J, Alec Talin A and Salleo A 2017 *Nat. Mater.* **16** 414
- [8] Zhong H, Sun Q C, Li G, Du J Y, Huang H Y, Guo E J, He M, Wang C, Yang G Z, Ge C and Jin K J 2020 *Chin. Phys. B*. **29** 040703
- [9] Matveyev Y, Egorov K, Markeev A and Zenkevich A 2015 *J. Appl. Phys.* **117** 044901
- [10] Guo C L, Wang B B, Xia W, Guo Y F and Xue J M 2019 *Chin. Phys. Lett.* **36** 078501
- [11] Eryilmaz S B, Kuzum D, Jeyasingh R, Kim S B, Sky M B, Lam C and Wong H S P 2014 *Frontiers in Neuroscience*. **8** 205
- [12] Liu Q, Sun J, Lv H, Long S, Yin K, Wan N, Li Y, Sun L and Liu M 2012 *Adv. Mater.* **24** 201104104
- [13] Prezioso M, Merrikh-Bayat F, Hoskins B D, Adam G C, Likharev K K and Strukov D B 2015 *Nature* **521** 61
- [14] Kent A D and Worledge D C 2015 *Nat. Nanotechnol.* **10** 187
- [15] Mizrahi A, Hirtzlin T, Fukushima A, Kubota H, Yuasa S, Grollier J and Querlioz D 2018 *Nat. Commun.* **9** 1533
- [16] Bichler O, Suri M, Querlioz D, Vuillaume D, DeSalvo B, and Gamrat C 2012 *IEEE Transactions on Electron Devices* **59** 2206
- [17] Yang J J, Pickett M D, Li X, Ohlberg D A A, Stewart D R and Williams R S 2008 *Nat. Nanotechnol.* **3** 429
- [18] Li J K, Ge C, Du J Y, Wang C, Yang G Z and Jin K J 2020 *Adv. Mater.* **32** 1905764
- [19] Yang J T, Ge C, Du J Y, Huang H Y, He M, Wang C, Lu H B, Yang G Z and Jin K J 2018 *Adv. Mater.* **30** 1801548
- [20] Chanthbouala A, Garcia V, Cherif R O, Bouzehouane K, Fusil S, Moya X, Xavier S, Yamada H, Deranlot C and Mathur N D 2012 *Nat. Mater.* **11** 860
- [21] Ge C, Jin K J, Gu L, Peng L C, Hu Y S, Guo H Z, Shi H F, Li J K, Wang J O, Guo X X, Wang C, He M, Lu H B and Yang G Z 2015 *Adv. Mater. Interfaces* **2** 1500407
- [22] Paul Y, Jun K H, Hong Z, Won B G, Sung P J, Jung K C and Sik Y T 2017 *Nanotechnology* **28** 225201
- [23] Wang J B, Li Y X, Yin C Q, Yang Y and Ren T L 2017 *IEEE. Electron. Dev. Lett.* **38** 191
- [24] Ge C, Liu C X, Zhou Q L, Zhang Q H, Du J Y, Li J K, Wang C, Gu L, Yang G Z and Jin K J 2019 *Adv. Mater.* **31** 1900379
- [25] Huang H Y, Ge C, Zhang Q H, Liu C X, Du J Y, Li J K, Wang C, Gu L, Yang G Z and Jin K J 2019 *Adv. Funct. Mater.* **29** 1902702
- [26] Ge C, Li G, Zhou Q L, Du J Y, Guo E J, He M, Wang C, Yang G Z and Jin K J 2020 *Nano Energy* **67** 104268
- [27] Liu Y H, Zhu L Q, Feng P, Shi Y and Wan Q 2015 *Adv. Mater.* **27** 5599
- [28] Girardot C, Kreisel J, Pignard S, Caillaud N and Weiss F 2008 *Phys. Rev. B* **78** 104101
- [29] Middey S, Chakhalian J, Mahadevan P, Freeland J W, Millis A J and Sarma D D 2016 *Annu. Rev. Mater. Res.* **46** 305
- [30] Scherwitzl B R, Zubko P, Lezama I G, Ono S, Morpurgo A F, Catalan G and Triscone J M 2010 *Adv. Mater.* **22** 5517
- [31] Oh C, Jo M and Son J 2019 *ACS. Applied Materials & Interface* **11** 15733
- [32] Zhang Z, Schwanz D, Narayanan B, Kotiuga M, Dura J A, Cherukara M, Zhou H, Freeland W, Li J, Sutarto R, He F Z, Wu C Z, Zhu J X, Sun Y F, Ramadoss K, Nonnenmann S S, Yu N F, Comin R, Rabe K M, Sankaranarayanan S K R S and Ramanathan S 2018 *Nature* **553** 68
- [33] Nishitani Y, Kaneko Y, Ueda M, Morie T and Fujii E 2012 *J. Appl. Phys.* **111** 124108